A service control switch that enters and advances through the self test mode, and enables data transfer between the CMOS RAM and EEPROM chips.


A service control switch that enters and advances through the self test mode, and enables data transfer between the CMOS RAM and EEPROM chips.